1. 欧美粗大猛烈老熟妇,欧洲码亚洲码的区别入口 ,草草线在成年免费视频2,国产一级r片内射免费视频,国产精品中文字幕久久,97香蕉碰碰人妻国产欧美,亚洲一区二区三区丝袜,内地自拍三级在线观看
      myMaker - Events - Chinese Version
      Search Product, Company or News
      Home > Electronic Components & Supplies > Integrated Circuit > News

      IMEC identifies hot spots in 3-D mixed IC stacks

      7/15/2011

      Nicolas Mokhoff

      IMEC researchers have proven out that its 3-D design tools have the appropriate thermal models for designing next-generation 3-D stacked chips.

      The 3-D stack resembles as close as possible to future commercial chips. It consists of IMEC's proprietary logic CMOS IC on top of which a commercial DRAM is stacked using through-silicon vias (TSVs) and micro-bumps.

      Heaters were integrated to test the impact of hot spots on DRAM refresh times. And, the chip contains test structures for monitoring thermo-mechanical stress in a 3-D stack, ESD (electro-static discharge) hazards, electrical characteristics of TSVs and micro-bumps, fault models for TSVs, etc. IMEC's 3-D integrated DRAM-on-logic demonstrator showed that a minimum die thickness of 50?m is required to deal with local hot spots on the logic die, which are generated by local power dissipation.

      Due to the strongly reduced lateral heat spreading capability of thin die, these hot spots are higher in temperature and more confined if the die thickness is reduced.


      The hot spots on the logic die cause local temperature increases in the memory die. This may cause a reduction in retention time of the DRAM devices.

      However, IMEC said that its 3-D stacked demonstrator has proven that the DRAM may not be thermally isolated from the logic die since the DRAM die also acts as an effective heat spreader for the logic die. As such the intensity of the hot spot is reduced and thereby the temperature rise in the DRAM device is strongly limited, according to the IMEC researchers.

      The results of the various experiments allowed imec researchers to calibrate thermal models which are implemented in 3-D EDA tools. They have proven to be valuable means to design next-generation 3-D stacked ICs. The design of the 3-D chip is realized together with many players in the 3-D integration supply chain.

      "This test-chip and our 3-D design tools and thermal models are an important step for the introduction of 3-D technology in DRAM-on-logic for mobile applications," said Luc Van den hove, president and CEO IMEC, said in a statement. He also added that "to boost the performance towards high-end applications, IMEC will set up a cooling research program."

      The 3-D thermal work was executed in collaboration with partners Globalfoundries, Intel, Micron, Panasonic, Samsung, TSMC, Fujitsu, Sony, Amkor and Qualcomm.


      Related News
      Integrated Circuit Exhibitions
      VLSI Symposia 2026
      6/14/2026 - 6/18/2026
      Honolulu HI, United States
      Electronics for Extreme Environments 2026
      6/30/2026 - 7/1/2026
      Cambridge, United Kingdom
      IMAPS CHIPcon 2026
      7/6/2026 - 7/9/2026
      San Jose CA, United States
      Chip in Sampa 2026
      8/24/2026 - 8/28/2026
      Sao Paulo, Brazil
      IICIE 2026
      9/9/2026 - 9/11/2026
      Shenzhen, China
      More Trade Shows


      About newMaker | Gold Suppliers | Contact Us | showsbee.com | showseye.com | newMaker China | My newMaker  
      © newMaker.com. All Rights Reserved
      主站蜘蛛池模板: 无码人妻精品一区二区三区蜜臀百度| 亚洲av午夜福利精品一区二区| 又黄又无遮挡AAAAA毛片| 久久不射影院| 人妻欧美日韩综合制服| 一区二区韩国福利网站| 久草国产视频| 日本高清在线观看WWW色| 亚洲综合色婷婷中文字幕| 亚洲色av天天天天天天| 精品综合久久久久久8888| 亚洲国产AV一区二区三区| 日本在线有码中文字幕| 亚洲国产精品久久综合网| 亚洲成人一区| 遵义县| 伊人色合天天久久综合网| 国产亚洲精品AA片在线爽| 久久精品熟妇丰满人妻99| AV色导航| 538porm在线看国产亚洲| 狠狠色综合久久狠狠色综合| 亚洲高潮喷水无码AV电影| 久久亚洲私人国产精品va| av一区二区人妻无码| 情欲少妇人妻100篇| 亚洲日本一区二区三区在线播放| av日韩在线一区二区三区| 精品综合久久久久久88| 风间由美性色一区二区三区| 变态另类视频一区二区三区| 黑人AV无码| 四房播播成人网| 免费观看无遮挡WWW的视频| 中国产无码一区二区三区| 免费无码肉片在线观看| 一本之道高清无码视频| 久久久亚洲精品午夜福利| 国产午夜鲁丝片av无码| 久久天天躁狠狠躁夜夜躁2o2o| 日韩一区中文免费视频|